Michel Heily
|
1f074e20ad
|
Refactor lcd -> gpu
Former-commit-id: c12be139770922bac55490c76348f5406fc00f07
|
2019-07-16 01:21:11 +03:00 |
|
|
Michel Heily
|
876cdfdcb3
|
Implement MODE4 rendering, ArmWrestler renders now!
Former-commit-id: 4910a63b454ae9309abc0aa584a7d0bc96143538
|
2019-07-15 20:49:47 +03:00 |
|
|
Michel Heily
|
1084be52b8
|
WIP mode0 rendering
Former-commit-id: 6bce375f9373bbddf4522da5ecc2ea3584373847
|
2019-07-15 19:23:16 +03:00 |
|
|
Michel Heily
|
1747addcd3
|
Start modeling the Lcd Display
Former-commit-id: 544f185c6f9eead870032170292b1cc8afc724bf
|
2019-07-11 18:17:28 +03:00 |
|
|
Michel Heily
|
c2685c14d7
|
Impl more thumb, Fix more things, the usual
Former-commit-id: 02f1898bfd8dd50519f103bb367e358fc55c46e7
|
2019-07-06 23:38:08 +03:00 |
|
|
Michel Heily
|
efb5d361d6
|
Add PaletteView command for the debugger.
Former-commit-id: c4e0250eea700cfbcbb9f904cde7b6bc055d3e05
|
2019-07-06 16:04:43 +03:00 |
|
|
Michel Heily
|
3cc84b1b03
|
Model many things
Former-commit-id: b87fa2b16b395f497cf217ea043e68404ab2f65e
|
2019-07-06 15:54:07 +03:00 |
|
|
Michel Heily
|
d4b6952411
|
Impl Thumb 19, fix warnings and rustfmt
Former-commit-id: 8690aa25b1aa343b344776716b6213596bd1459a
|
2019-07-05 15:34:52 +03:00 |
|
|
Michel Heily
|
923032f8cf
|
REPL UI changes
Former-commit-id: 6852b86541f967785dbffb6833fc2c11fa5dbef3
|
2019-07-04 01:37:47 +03:00 |
|
|
Michel Heily
|
6f81c236a6
|
Mega Commit #2 - Add some thumb decoding and disassembly
Former-commit-id: e3a89ac681a8d6f6f0bee85b32f64d181e11242f
|
2019-07-03 00:03:35 +03:00 |
|
|
Michel Heily
|
05fb40c17c
|
debugger: Add Deref expression.
i.e:
r5 = *r6
r5 = *(u8*)r6
r5 = *(u16*)0x08000000
Former-commit-id: 962dade8e3c0b9f291115285137cf51b0abde266
|
2019-07-02 13:36:52 +03:00 |
|
|
Michel Heily
|
6b225d776d
|
Implement all memory mappings. Reformat many files.
Former-commit-id: c0a62b610e62d2db2a4daf4aeef40068820daa52
|
2019-07-01 17:45:29 +03:00 |
|
|
Michel Heily
|
bd053354cb
|
Implement LDR/STR (not tested) and add cycle counting
Former-commit-id: ec9e6bfc2a94291e47d41ff7d839007879d3d694
|
2019-06-30 16:59:37 +03:00 |
|
|
Michel Heily
|
967ccca8dd
|
Mega commit - model CPU pipelining.
I except many bugs to arise..
Former-commit-id: bcc6ea57af803f783b0dd548b50956b3ccda2b1a
|
2019-06-29 22:23:12 +03:00 |
|
|
Michel Heily
|
4c75970512
|
debugger: Detect error
Former-commit-id: 1ea605eeab1a7b8e6645fe11d7b32c4c7dff0750
|
2019-06-29 01:48:29 +03:00 |
|
|
Michel Heily
|
c90448075f
|
debugger: Fix breakpoint hit message
|
2019-06-28 15:07:29 +03:00 |
|
|
Michel Heily
|
fc6410b510
|
debugger: Make prompt bold
|
2019-06-27 15:04:15 +03:00 |
|
|
Michel Heily
|
b9d1d38c2d
|
debugger: Few improvements
|
2019-06-27 13:16:00 +03:00 |
|
|
Michel Heily
|
8a057ba159
|
debugger: Remember last command
|
2019-06-27 13:15:46 +03:00 |
|
|
Michel Heily
|
587ec3fc91
|
debugger: Add history to repl
|
2019-06-27 13:15:46 +03:00 |
|
|
Michel Heily
|
f45a856835
|
Support assignment expressions for registers!
|
2019-06-27 13:15:46 +03:00 |
|
|
Michel Heily
|
f1f33d8586
|
Improve debugger repl parsing.
Add assignment expressions, add tests, and cleanup code.
|
2019-06-27 13:15:46 +03:00 |
|
|
Michel Heily
|
fc400ace5f
|
Improve debug repl parsing :)
|
2019-06-27 13:15:46 +03:00 |
|