arm: Fix STR use of R15 as the base register (Rd)
Former-commit-id: 696733731a9996ebb90b7d4acf3341facc1ed228
This commit is contained in:
parent
c92bde54a1
commit
45f3bd6264
|
@ -309,7 +309,11 @@ impl Core {
|
|||
pipeline_action = CpuPipelineAction::Flush;
|
||||
}
|
||||
} else {
|
||||
let value = self.get_reg(insn.rd());
|
||||
let value = if insn.rd() == REG_PC {
|
||||
insn.pc + 12
|
||||
} else {
|
||||
self.get_reg(insn.rd())
|
||||
};
|
||||
if insn.transfer_size() == 1 {
|
||||
self.store_8(addr, value as u8, bus);
|
||||
} else {
|
||||
|
|
Reference in a new issue