Michel Heily
|
05fb40c17c
|
debugger: Add Deref expression.
i.e:
r5 = *r6
r5 = *(u8*)r6
r5 = *(u16*)0x08000000
Former-commit-id: 962dade8e3c0b9f291115285137cf51b0abde266
|
2019-07-02 13:36:52 +03:00 |
|
|
Michel Heily
|
645e71ac40
|
Remove garbage file
Former-commit-id: 906b8bc6f6b95ddc3565043ff4406a403e7ba08a
|
2019-07-01 19:26:52 +03:00 |
|
|
Michel Heily
|
70179984d0
|
cpu: arm: Fix alu_add_update_carry function
Woopsie
Former-commit-id: 2da74e4bfd4b59a2885519a99f4b2c3d83031ee2
|
2019-07-01 19:25:42 +03:00 |
|
|
Michel Heily
|
2081b70ee2
|
cpu: arm: Fix R14 for branch with link instruction
Former-commit-id: bc927d86e5a170b0e4568b4ceeb7832d23ad309c
|
2019-07-01 19:24:52 +03:00 |
|
|
Michel Heily
|
ea8c4f2a60
|
Refactor ArmInstructionFormat => ArmFormat
Former-commit-id: 0ba6e1e6efedad55b2716b3f2ab5a2a629dd18a5
|
2019-07-01 17:51:07 +03:00 |
|
|
Michel Heily
|
6b225d776d
|
Implement all memory mappings. Reformat many files.
Former-commit-id: c0a62b610e62d2db2a4daf4aeef40068820daa52
|
2019-07-01 17:45:29 +03:00 |
|
|
Michel Heily
|
22c175d9cc
|
Reorganize package structure
Former-commit-id: d7ad26c07fc7063522fae061577f7ceece797ae5
|
2019-07-01 16:15:42 +03:00 |
|
|
Michel Heily
|
bd053354cb
|
Implement LDR/STR (not tested) and add cycle counting
Former-commit-id: ec9e6bfc2a94291e47d41ff7d839007879d3d694
|
2019-06-30 16:59:37 +03:00 |
|
|
Michel Heily
|
98eee121fc
|
Correct F flag behaviour when entrying an exception.
Former-commit-id: b0ef6352d9f0c027657c6e5eeb615a131e9523d2
|
2019-06-29 23:01:23 +03:00 |
|
|
Michel Heily
|
967ccca8dd
|
Mega commit - model CPU pipelining.
I except many bugs to arise..
Former-commit-id: bcc6ea57af803f783b0dd548b50956b3ccda2b1a
|
2019-06-29 22:23:12 +03:00 |
|
|
Michel Heily
|
4c75970512
|
debugger: Detect error
Former-commit-id: 1ea605eeab1a7b8e6645fe11d7b32c4c7dff0750
|
2019-06-29 01:48:29 +03:00 |
|
|
Michel Heily
|
c90448075f
|
debugger: Fix breakpoint hit message
|
2019-06-28 15:07:29 +03:00 |
|
|
Michel Heily
|
3429b67c41
|
Fix test_decode_branch_backwards failing
|
2019-06-28 13:09:30 +03:00 |
|
|
Michel Heily
|
bd7fd472cf
|
arm: Add tests for ldr/str
And also test disassembling while at it..
|
2019-06-28 12:36:19 +03:00 |
|
|
Michel Heily
|
7898bf61f3
|
arm: Fix bug when calculating 24bit branch offsets, and add a test for
it.
|
2019-06-28 12:01:49 +03:00 |
|
|
Michel Heily
|
d11620e65b
|
cpu: Add SWI instruction
Also cleanup code, and add a test for swi decoding
|
2019-06-28 11:46:36 +03:00 |
|
|
Michel Heily
|
1a0725f1a3
|
cpu: Model exceptions
|
2019-06-27 15:13:38 +03:00 |
|
|
Michel Heily
|
fc6410b510
|
debugger: Make prompt bold
|
2019-06-27 15:04:15 +03:00 |
|
|
Michel Heily
|
1d766e95de
|
cpu: Fix bug in psr mode bits
|
2019-06-27 15:03:44 +03:00 |
|
|
Michel Heily
|
b9d1d38c2d
|
debugger: Few improvements
|
2019-06-27 13:16:00 +03:00 |
|
|
Michel Heily
|
6552329310
|
cpu: Kinda implement data processing instructions
When I say "Kinda", I mean that it is not tested well.
|
2019-06-27 13:16:00 +03:00 |
|
|
Michel Heily
|
5808c03fcd
|
cpu: Model Program Status Register.
|
2019-06-27 13:15:46 +03:00 |
|
|
Michel Heily
|
8a057ba159
|
debugger: Remember last command
|
2019-06-27 13:15:46 +03:00 |
|
|
Michel Heily
|
587ec3fc91
|
debugger: Add history to repl
|
2019-06-27 13:15:46 +03:00 |
|
|
Michel Heily
|
f45a856835
|
Support assignment expressions for registers!
|
2019-06-27 13:15:46 +03:00 |
|
|
Michel Heily
|
f1f33d8586
|
Improve debugger repl parsing.
Add assignment expressions, add tests, and cleanup code.
|
2019-06-27 13:15:46 +03:00 |
|
|
Michel Heily
|
a70b92d5a4
|
Rename project
|
2019-06-27 13:15:46 +03:00 |
|
|
Michel Heily
|
fc400ace5f
|
Improve debug repl parsing :)
|
2019-06-27 13:15:46 +03:00 |
|
|
Michel Heily
|
e5d93f689f
|
Work..
Refactor disassembler to a struct.
Implement more commands;
|
2019-06-27 13:15:34 +03:00 |
|
|
Michel Heily
|
22a915ec85
|
Add continue command
|
2019-06-27 13:15:34 +03:00 |
|
|
Michel Heily
|
9921f1c974
|
Add info and reset commands
|
2019-06-27 13:15:34 +03:00 |
|
|
Michel Heily
|
fc28d89097
|
Implement a few debugger commands
|
2019-06-27 13:15:34 +03:00 |
|
|
Michel Heily
|
107e34aca1
|
Start debugger repl
|
2019-06-27 13:15:34 +03:00 |
|
|
Michel Heily
|
9330c53957
|
Start modeling CPU
Wrote a shallow skeleton of a CPU Core.
Finally made the disassembler a clap subcommand.
|
2019-06-27 13:15:19 +03:00 |
|
|
Michel Heily
|
addea1efa0
|
Merge both packages
|
2019-06-24 22:02:00 +03:00 |
|
|
Michel Heily
|
094cbb5f29
|
Refactor disassembler binary into arm7tdmi package
|
2019-06-24 21:45:25 +03:00 |
|
|
Michel Heily
|
5a5efae4c0
|
Refactor disassembler => disass
|
2019-06-24 20:53:56 +03:00 |
|
|
Michel Heily
|
dffb739d47
|
Finish disassembler for now
|
2019-06-24 20:20:08 +03:00 |
|
|
Michel Heily
|
377f350e12
|
Start arm disassembler
|
2019-06-24 16:36:20 +03:00 |
|
|
Michel Heily
|
8324c1ed50
|
Initial commit
|
2019-06-24 16:36:20 +03:00 |
|